모두의 코드
BLENDPS (Intel x86/64 assembly instruction)

작성일 : 2020-09-01 이 글은 732 번 읽혔습니다.

BLENDPS

Blend Packed Single Precision Floating-Point Values

참고 사항

아래 표를 해석하는 방법은 x86-64 명령어 레퍼런스 읽는 법 글을 참조하시기 바랍니다.

Opcode/
Instruction

Op/
En

64/32-bit
Mode

CPUID
Feature
Flag

Description

66 0F 3A 0C /r ib
BLENDPS xmm1 xmm2/m128 imm8

RMI

V/V

SSE4_1

Select packed single precision floating-point values from xmm1 and xmm2/m128 from mask specified in imm8 and store the values into xmm1.

VEX.NDS.128.66.0F3A.WIG 0C /r ib
VBLENDPS xmm1 xmm2 xmm3/m128 imm8

RVMI

V/V

AVX

Select packed single-precision floating-point values from xmm2 and xmm3/m128 from mask in imm8 and store the values in xmm1.

VEX.NDS.256.66.0F3A.WIG 0C /r ib
VBLENDPS ymm1 ymm2 ymm3/m256 imm8

RVMI

V/V

AVX

Select packed single-precision floating-point values from ymm2 and ymm3/m256 from mask in imm8 and store the values in ymm1.

Instruction Operand Encoding

Op/En

Operand 1

Operand 2

Operand 3

Operand 4

RMI

ModRM:reg (r, w)

ModRM:r/m (r)

imm8

NA

RVMI

ModRM:reg (w)

VEX.vvvv (r)

ModRM:r/m (r)

imm8

Description

Packed single-precision floating-point values from the second source operand (third operand) are conditionally merged with values from the first source operand (second operand) and written to the destination operand (first operand). The immediate bits [7:0] determine whether the corresponding single precision floating-point value in the destination is copied from the second source or first source. If a bit in the mask, corresponding to a word, is "1", then the single-precision floating-point value in the second source operand is copied, else the value in the first source operand is copied.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The desti-nation is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX.128 encoded version: The first source operand an XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

Operation

BLENDPS (128-bit Legacy SSE version)

IF (IMM8[0] = 0) THEN DEST[31:0] <- DEST[31:0]
          ELSE DEST [31:0] <-  SRC[31:0] FI
IF (IMM8[1] = 0) THEN DEST[63:32] <-  DEST[63:32]
          ELSE DEST [63:32] <-  SRC[63:32] FI
IF (IMM8[2] = 0) THEN DEST[95:64] <-  DEST[95:64]
          ELSE DEST [95:64] <-  SRC[95:64] FI
IF (IMM8[3] = 0) THEN DEST[127:96] <-  DEST[127:96]
          ELSE DEST [127:96] <-  SRC[127:96] FI
DEST[VLMAX-1:128] (Unmodified)

VBLENDPS (VEX.128 encoded version)

IF (IMM8[0] = 0) THEN DEST[31:0] <- SRC1[31:0]
          ELSE DEST [31:0] <-  SRC2[31:0] FI
IF (IMM8[1] = 0) THEN DEST[63:32] <-  SRC1[63:32]
          ELSE DEST [63:32] <-  SRC2[63:32] FI
IF (IMM8[2] = 0) THEN DEST[95:64] <-  SRC1[95:64]
          ELSE DEST [95:64] <-  SRC2[95:64] FI
IF (IMM8[3] = 0) THEN DEST[127:96] <-  SRC1[127:96]
          ELSE DEST [127:96] <-  SRC2[127:96] FI
DEST[VLMAX-1:128] <-  0

VBLENDPS (VEX.256 encoded version)

IF (IMM8[0] = 0) THEN DEST[31:0] <- SRC1[31:0]
          ELSE DEST [31:0] <-  SRC2[31:0] FI
IF (IMM8[1] = 0) THEN DEST[63:32] <-  SRC1[63:32]
          ELSE DEST [63:32] <-  SRC2[63:32] FI
IF (IMM8[2] = 0) THEN DEST[95:64] <-  SRC1[95:64]
          ELSE DEST [95:64] <-  SRC2[95:64] FI
IF (IMM8[3] = 0) THEN DEST[127:96] <-  SRC1[127:96]
          ELSE DEST [127:96] <-  SRC2[127:96] FI
IF (IMM8[4] = 0) THEN DEST[159:128] <-  SRC1[159:128]
          ELSE DEST [159:128] <-  SRC2[159:128] FI
IF (IMM8[5] = 0) THEN DEST[191:160] <-  SRC1[191:160]
          ELSE DEST [191:160] <-  SRC2[191:160] FI
IF (IMM8[6] = 0) THEN DEST[223:192] <-  SRC1[223:192]
          ELSE DEST [223:192] <-  SRC2[223:192] FI
IF (IMM8[7] = 0) THEN DEST[255:224] <-  SRC1[255:224]
          ELSE DEST [255:224] <-  SRC2[255:224] FI.

Intel C/C++ Compiler Intrinsic Equivalent

BLENDPS : __m128 _mm_blend_ps(__m128 v1, __m128 v2, const int mask);
VBLENDPS : __m256 _mm256_blend_ps(__m256 a, __m256 b, const int mask);

SIMD Floating-Point Exceptions

None

Other Exceptions

See Exceptions Type 4.

첫 댓글을 달아주세요!
프로필 사진 없음
강좌에 관련 없이 궁금한 내용은 여기를 사용해주세요

    댓글을 불러오는 중입니다..