ORPD

Bitwise Logical OR of Packed Double Precision Floating-Point Values

참고 사항

Instruction Operand Encoding

Description

Performs a bitwise logical OR of the two, four or eight packed double-precision floating-point values from the first source operand and the second source operand, and stores the result in the destination operand.

EVEX encoded versions: The first source operand is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register. The upper bits (MAXVL-1:256) of the corresponding ZMM register destination are zeroed.

VEX.128 encoded version: The first source operand is an XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAXVL-1:128) of the corresponding ZMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The desti-nation is not distinct from the first source XMM register and the upper bits (MAXVL-1:128) of the corresponding register destination are unmodified.

Operation

VORPD (EVEX encoded versions)

(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j <-  0 TO KL-1
    i <-  j * 64
    IF k1[j] OR *no writemask*
          THEN 
                IF (EVEX.b == 1) AND (SRC2 *is memory*)
                      THEN
                            DEST[i+63:i] <-  SRC1[i+63:i] BITWISE OR SRC2[63:0]
                      ELSE 
                            DEST[i+63:i] <-  SRC1[i+63:i] BITWISE OR SRC2[i+63:i]
                FI;
          ELSE 
                IF *merging-masking* ; merging-masking
                      THEN *DEST[i+63:i] remains unchanged*
                      ELSE *zeroing-masking* ; zeroing-masking
                            DEST[i+63:i] <-  0
                FI
    FI;
ENDFOR
DEST[MAX_VL-1:VL] <-  0

VORPD (VEX.256 encoded version)

DEST[63:0] <-  SRC1[63:0] BITWISE OR SRC2[63:0]
DEST[127:64] <-  SRC1[127:64] BITWISE OR SRC2[127:64]
DEST[191:128] <-  SRC1[191:128] BITWISE OR SRC2[191:128]
DEST[255:192] <-  SRC1[255:192] BITWISE OR SRC2[255:192]
DEST[MAX_VL-1:256] <-  0

VORPD (VEX.128 encoded version)

DEST[63:0] <-  SRC1[63:0] BITWISE OR SRC2[63:0]
DEST[127:64] <-  SRC1[127:64] BITWISE OR SRC2[127:64]
DEST[MAX_VL-1:128] <-  0

ORPD (128-bit Legacy SSE version)

DEST[63:0] <-  DEST[63:0] BITWISE OR SRC[63:0]
DEST[127:64] <-  DEST[127:64] BITWISE OR SRC[127:64]
DEST[MAX_VL-1:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

VORPD __m512d _mm512_or_pd(__m512d a, __m512d b);
VORPD __m512d _mm512_mask_or_pd(__m512d s, __mmask8 k, __m512d a, __m512d b);
VORPD __m512d _mm512_maskz_or_pd(__mmask8 k, __m512d a, __m512d b);
VORPD __m256d _mm256_mask_or_pd(__m256d s, ___mmask8 k, __m256d a, __m256d b);
VORPD __m256d _mm256_maskz_or_pd(__mmask8 k, __m256d a, __m256d b);
VORPD __m128d _mm_mask_or_pd(__m128d s, __mmask8 k, __m128d a, __m128d b);
VORPD __m128d _mm_maskz_or_pd(__mmask8 k, __m128d a, __m128d b);
VORPD __m256d _mm256_or_pd(__m256d a, __m256d b);
ORPD __m128d _mm_or_pd(__m128d a, __m128d b);

SIMD Floating-Point Exceptions

None

Other Exceptions

Non-EVEX-encoded instruction, see Exceptions Type 4.

EVEX-encoded instruction, see Exceptions Type E4.

첫 댓글을 달아주세요!

강좌에 관련 없이 궁금한 내용은 여기를 사용해주세요

다음으로 로그인

또는 직접 입력하세요 (댓글 수정시 비밀번호가 필요합니다)

댓글 달기

댓글을 불러오는 중입니다..