모두의 코드
VCOMPRESSPS (Intel x86/64 assembly instruction)

작성일 : 2020-09-01 이 글은 560 번 읽혔습니다.

VCOMPRESSPS

Store Sparse Packed Single-Precision Floating-Point Values into Dense Memory

참고 사항

아래 표를 해석하는 방법은 x86-64 명령어 레퍼런스 읽는 법 글을 참조하시기 바랍니다.

Opcode/
Instruction

Op /
En

64/32
bit Mode
Support

CPUID
Feature
Flag

Description

EVEX.128.66.0F38.W0 8A /r
VCOMPRESSPS xmm1/m128 {k1}{z} xmm2

T1S

V/V

AVX512VL
AVX512F

Compress packed single-precision floating-point values from xmm2 to xmm1/m128 using writemask k1.

EVEX.256.66.0F38.W0 8A /r
VCOMPRESSPS ymm1/m256 {k1}{z} ymm2

T1S

V/V

AVX512VL
AVX512F

Compress packed single-precision floating-point values from ymm2 to ymm1/m256 using writemask k1.

EVEX.512.66.0F38.W0 8A /r
VCOMPRESSPS zmm1/m512 {k1}{z} zmm2

T1S

V/V

AVX512F

Compress packed single-precision floating-point values from zmm2 using control mask k1 to zmm1/m512.

Instruction Operand Encoding

Op/En Operand 1 Operand 2 Operand 3 Operand 4

T1S ModRM:r/m (w) ModRM:reg (r) NA NA

Description

Compress (stores) up to 16 single-precision floating-point values from the source operand (the second operand) to the destination operand (the first operand). The source operand is a ZMM/YMM/XMM register, the destination operand can be a ZMM/YMM/XMM register or a 512/256/128-bit memory location.

The opmask register k1 selects the active elements (a partial vector or possibly non-contiguous if less than 16 active elements) from the source operand to compress into a contiguous vector. The contiguous vector is written to the destination starting from the low element of the destination operand.

Memory destination version: Only the contiguous vector is written to the destination memory location. EVEX.z must be zero.

Register destination version: If the vector length of the contiguous vector is less than that of the input vector in the source operand, the upper bits of the destination register are unmodified if EVEX.z is not set, otherwise the upper bits are zeroed.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

Note that the compressed displacement assumes a pre-scaling (N) corresponding to the size of one single element instead of the size of the full vector.

Operation

VCOMPRESSPS (EVEX encoded versions) store form

(KL, VL) = (4, 128), (8, 256), (16, 512)
SIZE <-!= 32
k <-  0
FOR j <-  0 TO KL-1
    i <-  j * 32
    IF k1[j] OR *no writemask*
          THEN 
                DEST[k+SIZE-1:k]<-  SRC[i+31:i]
                k <-  k + SIZE 
    FI;
ENDFOR;

VCOMPRESSPS (EVEX encoded versions) reg-reg form

(KL, VL) = (4, 128), (8, 256), (16, 512)
SIZE <-!= 32
k <-  0
FOR j <-  0 TO KL-1
    i <-  j * 32
    IF k1[j] OR *no writemask*
          THEN 
                DEST[k+SIZE-1:k]<-  SRC[i+31:i]
                k <-  k + SIZE
    FI;
ENDFOR
IF *merging-masking* 
    THEN *DEST[VL-1:k] remains unchanged*
    ELSE DEST[VL-1:k] <-  0
FI
DEST[MAX_VL-1:VL] <-  0

Intel C/C++ Compiler Intrinsic Equivalent

VCOMPRESSPS __m512 _mm512_mask_compress_ps(__m512 s, __mmask16 k, __m512 a);
VCOMPRESSPS __m512 _mm512_maskz_compress_ps(__mmask16 k, __m512 a);
VCOMPRESSPS void _mm512_mask_compressstoreu_ps(void* d, __mmask16 k, __m512 a);
VCOMPRESSPS __m256 _mm256_mask_compress_ps(__m256 s, __mmask8 k, __m256 a);
VCOMPRESSPS __m256 _mm256_maskz_compress_ps(__mmask8 k, __m256 a);
VCOMPRESSPS void _mm256_mask_compressstoreu_ps(void* d, __mmask8 k, __m256 a);
VCOMPRESSPS __m128 _mm_mask_compress_ps(__m128 s, __mmask8 k, __m128 a);
VCOMPRESSPS __m128 _mm_maskz_compress_ps(__mmask8 k, __m128 a);
VCOMPRESSPS void _mm_mask_compressstoreu_ps(void* d, __mmask8 k, __m128 a);

SIMD Floating-Point Exceptions

None

Other Exceptions

EVEX-encoded instructions, see Exceptions Type E4.nb.

#UD If EVEX.vvvv != 1111B.

첫 댓글을 달아주세요!
프로필 사진 없음
강좌에 관련 없이 궁금한 내용은 여기를 사용해주세요

    댓글을 불러오는 중입니다..