MOVNTDQ (Intel x86/64 assembly instruction)

모두의 코드
MOVNTDQ (Intel x86/64 assembly instruction)

작성일 : 2020-09-01 이 글은 898 번 읽혔습니다.

MOVNTDQ

Store Packed Integers Using Non-Temporal Hint

참고 사항

아래 표를 해석하는 방법은 x86-64 명령어 레퍼런스 읽는 법 글을 참조하시기 바랍니다.

Opcode/ Instruction	Op / En	64/32 bit Mode Support	CPUID Feature Flag	Description
`66 0F E7 /r` MOVNTDQ m128 xmm1	MR	V/V	SSE2	Move packed integer values in xmm1 to m128 using non-temporal hint.
`VEX.128.66.0F.WIG E7 /r` VMOVNTDQ m128 xmm1	MR	V/V	AVX	Move packed integer values in xmm1 to m128 using non-temporal hint.
`VEX.256.66.0F.WIG E7 /r` VMOVNTDQ m256 ymm1	MR	V/V	AVX	Move packed integer values in ymm1 to m256 using non-temporal hint.
`EVEX.128.66.0F.W0 E7 /r` VMOVNTDQ m128 xmm1	FVM	V/V	AVX512VL AVX512F	Move packed integer values in xmm1 to m128 using non-temporal hint.
`EVEX.256.66.0F.W0 E7 /r` VMOVNTDQ m256 ymm1	FVM	V/V	AVX512VL AVX512F	Move packed integer values in zmm1 to m256 using non-temporal hint.
`EVEX.512.66.0F.W0 E7 /r` VMOVNTDQ m512 zmm1	FVM	V/V	AVX512F	Move packed integer values in zmm1 to m512 using non-temporal hint.

Instruction Operand Encoding\footnote{1}

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
MR	ModRM:r/m (w)	ModRM:reg (r)	NA	NA
FVM	ModRM:r/m (w)	ModRM:reg (r)	NA	NA

Description

Moves the packed integers in the source operand (second operand) to the destination operand (first operand) using a non-temporal hint to prevent caching of the data during the write to memory. The source operand is an XMM register, YMM register or ZMM register, which is assumed to contain integer data (packed bytes, words, double-words, or quadwords). The destination operand is a 128-bit, 256-bit or 512-bit memory location. The memory operand must be aligned on a 16-byte (128-bit version), 32-byte (VEX.256 encoded version) or 64-byte (512-bit version) boundary otherwise a general-protection exception (#GP) will be generated.

The non-temporal hint is implemented by using a write combining (WC) memory type protocol when writing the data to memory. Using this protocol, the processor does not write the data into the cache hierarchy, nor does it fetch the corresponding cache line from memory into the cache hierarchy. The memory type of the region being written to can override the non-temporal hint, if the memory address specified for the non-temporal store is in an uncacheable (UC) or write protected (WP) memory region. For more information on non-temporal stores, see "Caching of Temporal vs. Non-Temporal Data" in Chapter 10 in the IA-32 Intel Architecture Software Developer's Manual, Volume 1.

Because the WC protocol uses a weakly-ordered memory consistency model, a fencing operation implemented with the SFENCE or MFENCE instruction should be used in conjunction with VMOVNTDQ instructions if multiple proces-sors might use different memory types to read/write the destination memory locations.

Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b, VEX.L must be 0; otherwise instructions will #UD.

Operation

VMOVNTDQ(EVEX encoded versions)

VL = 128, 256, 512
DEST[VL-1:0] <-  SRC[VL-1:0]
DEST[MAX_VL-1:VL] <-  0

MOVNTDQ (Legacy and VEX versions)

DEST <- SRC

Intel C/C++ Compiler Intrinsic Equivalent

VMOVNTDQ void _mm512_stream_si512(void* p, __m512i a);
VMOVNTDQ void _mm256_stream_si256(__m256i* p, __m256i a);
MOVNTDQ void _mm_stream_si128(__m128i* p, __m128i a);

SIMD Floating-Point Exceptions

None

Other Exceptions

Non-EVEX-encoded instruction, see Exceptions Type1.SSE2;

EVEX-encoded instruction, see Exceptions Type E1NF.

#UD If VEX.vvvv != 1111B or EVEX.vvvv != 1111B.

첫 댓글을 달아주세요!

강좌에 관련 없이 궁금한 내용은 여기를 사용해주세요

또는 직접 입력하세요 (댓글 수정시 비밀번호가 필요합니다)

댓글을 불러오는 중입니다..