MULX (Intel x86/64 assembly instruction)

모두의 코드
MULX (Intel x86/64 assembly instruction)

작성일 : 2020-09-01 이 글은 794 번 읽혔습니다.

MULX

Unsigned Multiply Without Affecting Flags

참고 사항

아래 표를 해석하는 방법은 x86-64 명령어 레퍼런스 읽는 법 글을 참조하시기 바랍니다.

Opcode/ Instruction	Op/ En	64/32 -bit Mode	CPUID Feature Flag	Description
`VEX.NDD.LZ.F2.0F38.W0 F6 /r` MULX r32a r32b r/m32	RVM	V/V	BMI2	Unsigned multiply of r/m32 with EDX without affecting arithmetic flags.
`VEX.NDD.LZ.F2.0F38.W1 F6 /r` MULX r64a r64b r/m64	RVM	V/N.E.	BMI2	Unsigned multiply of r/m64 with RDX without affecting arithmetic flags.

Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RVM	ModRM:reg (w)	VEX.vvvv (w)	ModRM:r/m (r)	RDX/EDX is implied 64/32 bits source

Description

Performs an unsigned multiplication of the implicit source operand (EDX/RDX) and the specified source operand (the third operand) and stores the low half of the result in the second destination (second operand), the high half of the result in the first destination operand (first operand), without reading or writing the arithmetic flags. This enables efficient programming where the software can interleave add with carry operations and multiplications.

If the first and second operand are identical, it will contain the high half of the multiplication result.

This instruction is not supported in real mode and virtual-8086 mode. The operand size is always 32 bits if not in 64-bit mode. In 64-bit mode operand size 64 requires VEX.W1. VEX.W1 is ignored in non-64-bit modes. An attempt to execute this instruction with VEX.L not equal to 0 will cause #UD.

Operation

// DEST1: ModRM:reg
// DEST2: VEX.vvvv
IF (OperandSize = 32)
    SRC1 <- EDX;
    DEST2 <- (SRC1*SRC2)[31:0];
    DEST1 <- (SRC1*SRC2)[63:32];
ELSE IF (OperandSize = 64)
    SRC1 <- RDX;
          DEST2 <- (SRC1*SRC2)[63:0];
          DEST1 <- (SRC1*SRC2)[127:64];
FI

Flags Affected

None

Intel C/C++ Compiler Intrinsic Equivalent

Auto - generated from high -
    level language when possible.unsigned int mulx_u32(unsigned int a,
                                                       unsigned int b,
                                                       unsigned int* hi);
unsigned __int64 mulx_u64(unsigned __int64 a, unsigned __int64 b,
                          unsigned __int64* hi);

SIMD Floating-Point Exceptions

None

Other Exceptions

See Section 2.5.1, "Exception Conditions for VEX-Encoded GPR Instructions", Table 2-29; additionally

#UD If VEX.W = 1.

첫 댓글을 달아주세요!

강좌에 관련 없이 궁금한 내용은 여기를 사용해주세요

또는 직접 입력하세요 (댓글 수정시 비밀번호가 필요합니다)

댓글을 불러오는 중입니다..

모두의 코드 MULX (Intel x86/64 assembly instruction)